Berichtigung: Gate-Voltage Control of Borophene Structure Formation
نویسندگان
چکیده
منابع مشابه
Robustness improvement of high-voltage IGBT by gate control
This paper considers the turn-off robustness (the maximal current being able to be turned off) of high power IGBTs under over current condition. The analysis of turn-off curves shows that the turn-off robustness of the investigated devices is not really limited by the rate of voltage rise on collector-emitter (dVCE / dt ). The main reason of the robustness limitation is found out to be the rate...
متن کاملGate Length Scaling and Threshold Voltage Control of Double-Gate MOSFETs
Abstract In the nanoscale regime, the double-gate MOSFET can provide superior short-channel behavior. For this structure, device scaling issues are explored. Gate length scaling will be limited by the ability to control off-state leakage current due to quantum tunneling and thermionic emission between the source and drain as well as band-to-band tunneling between the body and drain. Lateral S/D...
متن کاملImpedance Control of Robots Using Voltage Control Strategy Revisited
In this note, we show that the impedance control strategy proposed in the paper is not feasible from practical implementation point of view. Next, a robust impedance controller is proposed for electrically driven robots using Fourier series (FS). The fact that robots' actuators have limited voltage is also considered in controller design procedure. In comparison with other impedance controllers...
متن کاملAdaptive Gate-Level Voltage Scaling Using Dual Voltage Domino Logic
Power consumption is a growing problem in modern digital design, and due to the quadratic relationship between power consumption and supply voltage, significant low-power research has focused on reducing the supply voltage. Adaptive gate-level voltage scaling (AGVS) is a novel design technique which dynamically adjusts the supply voltage at the gate-level to maximize energy efficiency. We propo...
متن کاملBack gate bias method of threshold voltage control for the design of low voltage CMOS ternary logic circuits
Key building blocks ± simple ternary inverter, positive ternary inverter and negative ternary inverter have been designed for operation at a low voltage ± 1 V in 2 lm, n-well standard CMOS process and simulated in SPICE3 for use in the design of ternary logic circuits. The back-gate bias method has been used in conjunction with the width/ channel (W/L) ratio of MOSFETs to generate the desired d...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Angewandte Chemie
سال: 2018
ISSN: 0044-8249
DOI: 10.1002/ange.201801117